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Polysilicon nanowires are synthesized using the well known and 
low cost technique commonly used in microelectronic industry: 
the sidewall spacer formation technique. Polysilicon layer is de-
posited by Low Pressure Chemical Vapour Deposition technique 
on SiO2 wall patterned by conventional UV lithography tech-
nique. Polysilicon film is then plasma etched. Accurate control of 
the etching rate leads to the formation of nanometric size side-
wall spacers with a curvature radius as low as 100nm used as 
polysilicon nanowires. These polysilicon nanowires are first in-
tegrated into the fabrication of electrical devices as resistors and 
electrical properties are studied in function of in situ phosphorus 
doping levels. I(T) measurements show that polysilicon 
nanowires dark conductivity is thermally activated according to 
the Seto’s theory. In addition, field effect transistors made with 
such polysilicon nanowires used as channel region highlight 
promising field effect behaviour.  
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1 Introduction  
Owing to their physical and electrical properties, 
SiNWs (silicon nanowires) represent a promising material 
with strong potential for a large variety of applications. 
They are currently attracting much attention as components 
for future nanoelectronic devices such as nanowire field ef-
fect transistors [1], photonic and optoelectronic devices 
[2], and as chemical or biological sensors [3, 4].  SiNWs 
present large advantages with respect to bulk silicon: high 
surface to volume ratio, possibility of surface functionali-
zation, synthesis compatible with large area technology, 
leading to the development of innovative electronic de-
vices. SiNWs development could significantly impact ar-
eas of electronics, genomics, biomedical diagnosis, drug 
discovery.... They can be prepared by the top-down ap-
proach, using various advanced methods such as e-beam 
[5], AFM [6] or deep UV [7] lithography. The main disad-
vantage of these advanced lithographic tools with nanome-
ter size resolution rests on their high cost. The bottom-up 
approach usually consists in a metal catalytic growth [8]. 
Thus, VLS (Vapour-Liquid-Solid) growth technique uses 
metallic nanoparticles as aluminium, nickel, gold… This 
approach suffers from both metal contamination and the 
difficulty in precisely positioning the device location.  
In this work, SiNWs are synthesized using a low cost 
technique commonly used in microelectronic industry: the 
sidewall spacer formation technique. Previous works re-
ported the feasibility of undoped silicon NWs and their po-
tential applications for fabrication of field effect transistors 
[9] as biological sensors [10]. In this case, SiNWs present 
a polycrystalline structure, and their electrical behaviour is 
expected to be different from crystalline SiNWs due to 
higher defect density and carriers confinement at nanome-
tric scale. In addition, thanks to their higher surface to vol-
ume ratio compared to thin films, these polysilicon NWs 
are promising for charged (bio)chemical species detection. 
Polysilicon NWs based devices performances are 
strongly correlated with NWs electrical properties. How-
ever, polysilicon NWs electrical behaviour has not been 
yet studied. Thus, prior to develop polysilicon NWs based 
devices for high efficient (bio)chemical sensing applica-
tions, a well understanding of electronic polysilicon NWs 
properties is required. Here, we present a study of the 
polysilicon NWs electrical behaviour as a function of the 
N-type doping level, and their potential applications in de-
vices (resistors, TFTs) fabrication are demonstrated.  
2 Experimental details 
The key nanowire fabrication steps are illustrated in 
figure 1 (a). At first, a dielectric film A is deposited and 
patterned into islands by conventional UV lithography. 
Then, a polysilicon layer is deposited by LPCVD  
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(b) 
Figure 1 (a) Fabrication of polysilicon NWs by the sidewall 
spacer formation technique, (b) polysilicon NWs based resistors. 
 
(Low Pressure Chemical Vapour Deposition) technique. 
Accurate control of the polysilicon layer Reactive Ion 
Etching (RIE) rate leads to the formation of nanometric 
size sidewall spacers that can be used as nanowires. The 
feasibility of this technological step was previously de- 
monstrated [11]. 
Phosphorus doped polysilicon films used for nanowires 
are deposited by thermal decomposition of a mixture of 
pure silane (SiH4) and phosphine (PH3) diluted in helium. 
The in-situ doping level is controlled by adjusting the 
PH3/SiH4 mole ratio varying from 0 (undoped film) to 
1.2×10-3 (heavily doped film). The corresponding incorpo-
rated phosphorus atoms concentration Cp, previously de-
termined from SIMS (Secondary Ions Mass Spectroscopy) 
analysis, varies from 2×1016 cm-3 to 2×1020 cm-3 [12]. Sili-
con films are deposited in an amorphous state at 550°C and 
90 Pa, and then crystallized by a thermal annealing in vac-
uum at 600°C during 12 hours. 
The in-situ doped polysilicon NWs are integrated into 
resistors (fig. 1 (b)) for electrical characterization. The 
nanowires are capped by a SiO2 layer deposited by Atmos-
pheric Pressure Chemical Vapour Deposition (APCVD) 
technique at 390°C and contact openings are wet etched. 
Aluminium is then thermally evaporated and electrodes de-
fined by wet etching. 
Static electrical characteristics I(V) are collected at 
room temperature using a HP 4155 B semiconductor pa-
rameter analyzer. For current-temperature measurements, 
in the range 200K to 530K, samples are placed in a cry-
ostat in vacuum (10-3 - 10-4 Pa) and dark current is meas-
ured using a Keithley 617 electrometer. 
3 Results and discussion 
Electrical properties of 10 µm length and 100 nm cur-
vature radius polysilicon NWs are investigated in function 
of the in-situ doping level. Such polysilicon NWs were 
previously investigated by scanning electronic microscopy 
[11]. 
I(V) characteristics of the polysilicon NWs based resis-
tors are plotted in the figure 2 for 2×1016 cm-3 ≤ CP ≤ 2 × 
1020 cm-3. The in-situ doping effect is studied through the 
dependence of the polysilicon NW resistivity with doping 
concentration as shown in the figure 3. The resistivity  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 2 I(V) characteristics of the polysilicon NWs based resis-
tors at different phosphorus atoms concentration levels  (10 µm 
length NWs). 
 
 
Figure 3 Variations of the resistivity of the polysilicon NWs 
versus the phosphorus atoms concentration.  
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reaches 105 Ω.cm for the lightly doped polysilicon NWs. 
Increasing the doping level from about 1× 1018 cm-3 results 
in an abrupt resistivity drop of about 6 orders of magnitude 
for only a factor of 10 further increase in doping concen-
tration. Beyond that range resistivity decreases following 
the same doping effect as in crystalline silicon. The shape 
of the curve, quite similar to previously observed results 
for in-situ doped polysilicon layers [12-13], indicates that 
polysilicon NWs doping effect is in accordance with the 
Seto’s theory [14]. In this model, the conduction is ther-
mally activated. 
Figure 4 (a) presents the temperature dependence of 
the electrical conductivity, σ, for different Cp values.  The 
activation energy, Ea, is deduced from the slope of the de-
creasing linear curve at high temperatures. The variations 
of Ea with Cp plotted in figure 4 (b) highlight an evolution 
in accordance with the Seto’s theory. Indeed, for low dop-
ing levels, it means below a critical concentration, N*, Ea 
slightly decreases with Cp. In this case, generation of  
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(b) 
Figure 4 (a) Arrhenius diagrams of polysilicon NWs conductiv-
ity for various phosphorus atoms concentrations. (b) Variations of 
the corresponding activation energy of the conductivity versus the 
phosphorus atoms concentration. 
trapped carriers dominates. So, the corresponding activa-
tion energy is related to the energy barrier needed for 
emission of carriers into the conduction band from deep 
levels located into the bad gap associated with residual 
and/or structural defects. For high doping levels (>N*), 
free carriers diffusion over the intergranular barrier Eb (in-
duced by trapped carriers at grain boundaries) dominates. 
In this case, Ea = Eb and it decreases with the doping level. 
In this model, N* is related to the quality of the polysilicon 
layer both through the defects density at the grain bounda-
ries and the lateral grain size. In our case N* ~ 1018 cm-3, 
corresponding to the value obtained for previous studies 
[12-14]. These results show that this electrical conduction 
model can be applied for polysilicon NWs at high tempera-
tures.  
For lower temperatures, the slight dependence of σ 
with 1000/T is commonly described by the conduction in 
localized states [15]. These states are associated with a 
high defect density uniformly distributed along the NWs. 
Two types of defects can be involved either located i) at 
the surface of the wire and/or ii) in the core of the polysili-
con layer. Indeed, in this last case, because the amorphous 
silicon crystallization process begins at the 
Si3N4/amorphous silicon interface, the defects density (in-
cluding grain boundaries) is higher in the inferior part of 
the polysilicon layer (few nanometers thick) constituting 
the nanowire. For the lowest temperatures range σ does not 
depend on temperature, indicating tunnel conduction 
through these defects.  
Our results highlight the good control of the doping 
level on the 100 mn long curvature radius polysilicon NWs 
over a wide range, with a doping effect similar to polysili-
con layer [12-14]. This study shows that despite the high 
defects density within these polysilicon NWs, there is no 
significant doping species segregation at grain boundaries 
affecting doping efficiency. In addition, thanks to their 
high surface to volume ratio, such doped NWs are promis-
ing candidates for optimized devices devoted to charged 
(biological and/or chemical) species detection.  
Thin Film Transistors (TFTs) are fabricated (see figure 
5 (a)) using undoped polysilicon NWs following the syn-
thesis method described in section II. In our case, the sub-
strate is heavily N-type doped crystalline silicon wafer act-
ing as gate electrode. The film A is a 100 nm thick Si3N4 
layer deposited by LPCVD technique at 600°C.  Source 
and drain regions are made of heavily in-situ N-type doped 
polysilicon layer deposited by LPCVD technique. This 
layer is patterned by reactive ion etching with SF6 plasma 
before thermal evaporation of aluminium used for source 
and drain electrodes.  
Field effect behaviour displayed on the figure 5 (b) 
shows a switching ratio ~ 104 and good ohmic contacts 
(see inset of fig. 5 (b)). Threshold voltage, VT, and opti-
mum field effect mobility, µ, are determined according to 
the classical conduction electrical model used for the 
MOSFET (Metal Oxide Semiconductor Field Effect Tran 
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(b) 
Figure 5 (a) Schematic illustration of the polysilicon NWs based 
TFT. (b) Transfer characteristics (W/L = 0.1µm/10µm,  
VDS = 4 V). Inset: output characteristics (VDS = 1 V to 4V,  
step 1 V). 
 
sistor) [16]. µ is deduced from the maximum slope of the 
IDS(VGS) curve (transconductance) plotted in the saturation 
mode and VT is determined by the intercept of the 
IDS1/2(VGS) curve with the gate axis voltage. The low field 
effect mobility (~ 3 cm2/Vs) and the high threshold voltage 
(VT ≈ 8 V) values are related to the poor gate insulator 
(Si3N4)/active layer (polysilicon NWs) interface quality. 
The electrical properties of our polysilicon NWs based 
TFTs, as well as technology, have to be improved for high 
efficient chemical and/or biological sensing applications.  
4 Conclusion 
The sidewall spacer formation technique allows the 
feasibility of arrays of parallel horizontal polysilicon NWs 
using conventional UV lithography. This low cost and 
compatible with silicon thin film technology patterning 
method represents an attractive process for polysilicon 
nanowires fabrication. In-situ doping control of these 100 
nm curvature radius polysilicon NWs is demonstrated, and 
thus it makes them good candidates for the fabrication of 
electrically controlled thin film devices, particularly for in-
tegrated chemical and/or biological sensors.  
The next step of this study will consist in the fabrica-
tion of lower curvature radius polysilicon NWs  
(< 50 nm) and to study their specific electrical properties at 
nanometric scale and their ability for fabrication of opti-
mized high sensitive and low detection level chemical 
and/or biological sensors.  
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